Les Inscriptions à la Bibliothèque sont ouvertes en
ligne via le site: https://biblio.enp.edu.dz
Les Réinscriptions se font à :
• La Bibliothèque Annexe pour les étudiants en
2ème Année CPST
• La Bibliothèque Centrale pour les étudiants en Spécialités
A partir de cette page vous pouvez :
Retourner au premier écran avec les recherches... |
Détail de l'auteur
Auteur Ma, Dongsheng
Documents disponibles écrits par cet auteur
Affiner la rechercheDesign of digital tri-mode adaptive-output buck–boost power converter for power-efficient integrated systems / Luo, Feng in IEEE transactions on industrial electronics, Vol. 57 N° 6 (Juin 2010)
[article]
in IEEE transactions on industrial electronics > Vol. 57 N° 6 (Juin 2010) . - pp. 2151 - 2160
Titre : Design of digital tri-mode adaptive-output buck–boost power converter for power-efficient integrated systems Type de document : texte imprimé Auteurs : Luo, Feng, Auteur ; Ma, Dongsheng, Auteur Article en page(s) : pp. 2151 - 2160 Note générale : Génie électrique Langues : Anglais (eng) Mots-clés : Automatic substrate switching circuit (ASSC) Buck-boost converter Digital control Dynamic voltage scaling (DVS) Power-efficient system Index. décimale : 621.38 Dispositifs électroniques. Tubes à électrons. Photocellules. Accélérateurs de particules. Tubes à rayons X Résumé : An integrated buck-boost converter with a tri-mode digital control is presented. It employs an adaptive step-up/down voltage conversion to enable a wide range of output voltage. This is beneficial to the ever-increasing electronic systems that employ dynamic voltage scaling (DVS) techniques for power-efficient operations. Three control modes are employed in the converter to operate jointly and seamlessly for performance optimization during the periods of start-up, steady state, and dynamic voltage/load transient states. To avoid latch-up problem and minimize leakage current, an automatic substrate switching circuit (ASSC) is introduced. The design was fabricated in a 0.35-¿m digital CMOS N-well process, with a die area of 1.3 mm2. It precisely regulates an adaptively adjustable power output from 0.9 to 3.0 V. The maximum efficiency is 96.5%, which is measured at 0.9-V output and 45-mW load power. The efficiency remains above 50% over the entire 800-mW power range. The converter responds to a 45-mA load step transient change within 600 ns. The DVS tracking speed is 37 ¿s/V for a 1-V step-down change and is 150 ¿s/V for a 1-V step-up change. With a line regulation of 20.4 mV/V, the converter functions robustly when the input power source frequently varies between 1.6 and 3.3 V. The ASSC consumes only 88- ¿W static power. DEWEY : 621.38 ISSN : 0278-0046 En ligne : http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=5289976 [article] Design of digital tri-mode adaptive-output buck–boost power converter for power-efficient integrated systems [texte imprimé] / Luo, Feng, Auteur ; Ma, Dongsheng, Auteur . - pp. 2151 - 2160.
Génie électrique
Langues : Anglais (eng)
in IEEE transactions on industrial electronics > Vol. 57 N° 6 (Juin 2010) . - pp. 2151 - 2160
Mots-clés : Automatic substrate switching circuit (ASSC) Buck-boost converter Digital control Dynamic voltage scaling (DVS) Power-efficient system Index. décimale : 621.38 Dispositifs électroniques. Tubes à électrons. Photocellules. Accélérateurs de particules. Tubes à rayons X Résumé : An integrated buck-boost converter with a tri-mode digital control is presented. It employs an adaptive step-up/down voltage conversion to enable a wide range of output voltage. This is beneficial to the ever-increasing electronic systems that employ dynamic voltage scaling (DVS) techniques for power-efficient operations. Three control modes are employed in the converter to operate jointly and seamlessly for performance optimization during the periods of start-up, steady state, and dynamic voltage/load transient states. To avoid latch-up problem and minimize leakage current, an automatic substrate switching circuit (ASSC) is introduced. The design was fabricated in a 0.35-¿m digital CMOS N-well process, with a die area of 1.3 mm2. It precisely regulates an adaptively adjustable power output from 0.9 to 3.0 V. The maximum efficiency is 96.5%, which is measured at 0.9-V output and 45-mW load power. The efficiency remains above 50% over the entire 800-mW power range. The converter responds to a 45-mA load step transient change within 600 ns. The DVS tracking speed is 37 ¿s/V for a 1-V step-down change and is 150 ¿s/V for a 1-V step-up change. With a line regulation of 20.4 mV/V, the converter functions robustly when the input power source frequently varies between 1.6 and 3.3 V. The ASSC consumes only 88- ¿W static power. DEWEY : 621.38 ISSN : 0278-0046 En ligne : http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=5289976 Design of reconfigurable and robust integrated SC power converter for self-powered energy-efficient devices / Chowdhury, Inshad in IEEE transactions on industrial electronics, Vol. 56 N° 10 (Octobre 2009)
[article]
in IEEE transactions on industrial electronics > Vol. 56 N° 10 (Octobre 2009) . - pp. 4018 - 4028
Titre : Design of reconfigurable and robust integrated SC power converter for self-powered energy-efficient devices Type de document : texte imprimé Auteurs : Chowdhury, Inshad, Auteur ; Ma, Dongsheng, Auteur Article en page(s) : pp. 4018 - 4028 Note générale : Génie électrique Langues : Anglais (eng) Mots-clés : DC/DC power conversion Energy management Reconfigurable architecture Switched-capacitor (SC) circuits Index. décimale : 621.38 Dispositifs électroniques. Tubes à électrons. Photocellules. Accélérateurs de particules. Tubes à rayons X Résumé : Motivated by emerging self-sustained low-power applications, an integrated power supply solution with a reconfigurable step-up/down switched-capacitor power stage and a dual-loop adaptive gain-pulse control is presented. It makes use of a reconfigurable power stage structure to implement variable gain ratios that provide efficient voltage conversion within wide input/output voltage and power ranges. It also employs an interleaving regulation scheme to significantly reduce the input inrush currents and the output voltage ripples with fast transient response. Design strategy, system optimization, and circuit implementation are addressed in detail. The converter was designed with a standard 0.35-mum digital CMOS n-well process. With an input voltage ranging from 1.5 to 3.3 V, the converter achieves variable step-up/down voltage conversion with a maximum load current of 90 mA. The maximum efficiency is 88%. The converter responds to a 70-mA load-current step change within 4.6 mus, while it robustly operates under a 1.8-V input supply variation. The design can be easily extended and reconfigured for different operation and application scenarios. DEWEY : 621.38 ISSN : 0278-0046 En ligne : http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4801754 [article] Design of reconfigurable and robust integrated SC power converter for self-powered energy-efficient devices [texte imprimé] / Chowdhury, Inshad, Auteur ; Ma, Dongsheng, Auteur . - pp. 4018 - 4028.
Génie électrique
Langues : Anglais (eng)
in IEEE transactions on industrial electronics > Vol. 56 N° 10 (Octobre 2009) . - pp. 4018 - 4028
Mots-clés : DC/DC power conversion Energy management Reconfigurable architecture Switched-capacitor (SC) circuits Index. décimale : 621.38 Dispositifs électroniques. Tubes à électrons. Photocellules. Accélérateurs de particules. Tubes à rayons X Résumé : Motivated by emerging self-sustained low-power applications, an integrated power supply solution with a reconfigurable step-up/down switched-capacitor power stage and a dual-loop adaptive gain-pulse control is presented. It makes use of a reconfigurable power stage structure to implement variable gain ratios that provide efficient voltage conversion within wide input/output voltage and power ranges. It also employs an interleaving regulation scheme to significantly reduce the input inrush currents and the output voltage ripples with fast transient response. Design strategy, system optimization, and circuit implementation are addressed in detail. The converter was designed with a standard 0.35-mum digital CMOS n-well process. With an input voltage ranging from 1.5 to 3.3 V, the converter achieves variable step-up/down voltage conversion with a maximum load current of 90 mA. The maximum efficiency is 88%. The converter responds to a 70-mA load-current step change within 4.6 mus, while it robustly operates under a 1.8-V input supply variation. The design can be easily extended and reconfigured for different operation and application scenarios. DEWEY : 621.38 ISSN : 0278-0046 En ligne : http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=4801754