Les Inscriptions à la Bibliothèque sont ouvertes en
ligne via le site: https://biblio.enp.edu.dz
Les Réinscriptions se font à :
• La Bibliothèque Annexe pour les étudiants en
2ème Année CPST
• La Bibliothèque Centrale pour les étudiants en Spécialités
A partir de cette page vous pouvez :
Retourner au premier écran avec les recherches... |
Détail de l'auteur
Auteur Huang, Yu-Jung
Documents disponibles écrits par cet auteur
Affiner la rechercheHardware implementation of RFID mutual authentication protocol / Huang, Yu-Jung in IEEE transactions on industrial electronics, Vol. 57 N° 5 (Mai 2010)
[article]
in IEEE transactions on industrial electronics > Vol. 57 N° 5 (Mai 2010) . - pp. 1573 - 1582
Titre : Hardware implementation of RFID mutual authentication protocol Type de document : texte imprimé Auteurs : Huang, Yu-Jung, Auteur ; Yuan, Ching-Chien, Auteur ; Chen, Ming-Kun, Auteur Année de publication : 2011 Article en page(s) : pp. 1573 - 1582 Note générale : Génie électrique Langues : Anglais (eng) Mots-clés : Field-programmable gate array (FPGA) Implementation Mutual authentification Radio-frequency identification (RFID) Index. décimale : 621.38 Dispositifs électroniques. Tubes à électrons. Photocellules. Accélérateurs de particules. Tubes à rayons X Résumé : Radio-frequency identification (RFID) is a wireless technology that utilizes radio communication to identify objects with a unique electrical identity. The widespread deployment of RFID technologies may generate new threats to security and user privacy. One of the main drawbacks of RFID technology is the weak authentication systems between a reader and a tag. In general, ??weak?? authentication systems that either leak the password directly over the network or leak sufficient information while performing authentication allow intruders to deduce or guess the password. In this paper, we study the RFID tag-reader mutual authentication scheme. A hardware implementation of the mutual authentication protocol for the RFID system is proposed. The proposed system was simulated using Modelsim XE II and synthesized using Xilinx synthesis technology. The system has been successfully implemented in hardware using an Altera DE2 board that included an Altera Cyclone II field-programmable gate array (FPGA). Finally, the output waveforms from the FPGA were displayed on the 16702A logic analysis system for real-time verification. DEWEY : 621.38 ISSN : 0278-0046 En ligne : http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=5342514 [article] Hardware implementation of RFID mutual authentication protocol [texte imprimé] / Huang, Yu-Jung, Auteur ; Yuan, Ching-Chien, Auteur ; Chen, Ming-Kun, Auteur . - 2011 . - pp. 1573 - 1582.
Génie électrique
Langues : Anglais (eng)
in IEEE transactions on industrial electronics > Vol. 57 N° 5 (Mai 2010) . - pp. 1573 - 1582
Mots-clés : Field-programmable gate array (FPGA) Implementation Mutual authentification Radio-frequency identification (RFID) Index. décimale : 621.38 Dispositifs électroniques. Tubes à électrons. Photocellules. Accélérateurs de particules. Tubes à rayons X Résumé : Radio-frequency identification (RFID) is a wireless technology that utilizes radio communication to identify objects with a unique electrical identity. The widespread deployment of RFID technologies may generate new threats to security and user privacy. One of the main drawbacks of RFID technology is the weak authentication systems between a reader and a tag. In general, ??weak?? authentication systems that either leak the password directly over the network or leak sufficient information while performing authentication allow intruders to deduce or guess the password. In this paper, we study the RFID tag-reader mutual authentication scheme. A hardware implementation of the mutual authentication protocol for the RFID system is proposed. The proposed system was simulated using Modelsim XE II and synthesized using Xilinx synthesis technology. The system has been successfully implemented in hardware using an Altera DE2 board that included an Altera Cyclone II field-programmable gate array (FPGA). Finally, the output waveforms from the FPGA were displayed on the 16702A logic analysis system for real-time verification. DEWEY : 621.38 ISSN : 0278-0046 En ligne : http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=5342514